I. INTRODUCTION
T HE last decade has seen increasing demands for monitoring brain activities in freely behaving animals and humans for clinical diagnoses and neuroscientific research [1] - [5] . In these areas, developing chronic and real-time monitoring interfaces has been one of the most imperative goals. To establish these reliable interfaces, a lowpower low-noise implantable analog front-end preamplifier is essential for allowing chronic monitoring of brain activities.
Brain activities can be interpreted from the electrical potentials that stem from extracellular neural activities. These potentials can be categorized by four different primary signals according to their sensing locations: single unit action potential (SUAP) from a single neuron, local field potentials (LFP) from groups of neurons under the cortex, elec- trocorticogram (ECoG) on the surface of the cortex, and electroencephalogram (EEG) on the surface of the scalp, as shown in Fig. 1 [6] . SUAP is recorded with signals from 100 Hz up to a few kHz in bandwidth and ±500 μV in amplitude, while LFP signals have amplitudes of ±500 μV and frequency up to 200 Hz. The ECoG and EEG potentials are obtained with amplitude ranging from 1 μV to 100 μV and bandwidth up to 200 Hz. In this range the thermal and 1/ f noise as well as interferences from the cell-electrode interface can severely interfere with neural potentials [7] . Because these neural potentials are vulnerable to external interferences such as drift/offset from the cell-electrode interface and power line noise, analog signal processing (amplification, filtering, and etc.) is critical for a reliable interface. Many analog front-end preamplifier circuit techniques have been investigated to achieve low-power low-noise performance. The design strategy in the majority of previous works [8] - [19] is to maximize transconductance (g m ) of the input transistors for noise-power efficiency, and to minimize g m of the rest of the transistors to lower their noise contribution in operational transconductance amplifiers (OTAs). In addition to that, the current-reuse input topology is adopted in [14] - [17] and [19] to double the effective g m of the input transistor. To minimize g m of the rest of the transistors [8] operates the transistor in the strong inversion region, and [9] utilize the source degeneration technique to reduce g m further. With these optimized design, most preamplifiers described in previous research are configured by using capacitive feedback to achieve precise gain. Instead of using the conventional closed-loop capacitive feedback to generate stable gain with low noise performance, the current balancing instrumentation amplifier (CBIA), where stable gain set by the ratio of resistors, is also adopted in [20] - [23] . In particular, for the reduction of low frequency noise (1/ f ) while maintaining low power performance, the chopper stabilization technique has been widely adopted in combination with the capacitive feedback structure [24] or the CBIA [22] , [23] .
To achieve better power-noise performance than the closedloop topology, [25] has proposed a DC-coupled fullydifferential open-loop preamplifier with four-stage topology for the temperature-frequency converter. However, this openloop preamplifier requires a common-mode feedback (CMFB) circuit and large external components, and is not optimized for neural application. For neural applications, [26] has suggested an open-loop preamplifier for better power-noise performance. Even though it shows decent noise-power performance for a given power budget, this amplifier suffers from low linearity, imprecise gain, and low power supply rejection (PSR) due to the lack of differential signal paths.
In this paper, we propose a low-power low-noise fullydifferential pseudo-open-loop preamplifier with programmable bandwidth [27] . The proposed preamplifier can achieve high power-noise efficiency by using pseudo-open-loop topology and at the same time, high linearity and precise gain control are not compromised thanks to the current ratio-based OTA design. In addition, the proposed fully-differential preamplifier balances the common-mode of the differential outputs without CMFB circuits, and bias the AC-coupled input transistors without external references. We also have implemented a programmable embedded g m − C low-pass filter (LPF) whose cut-off frequency is tuned by varying the g m in the output stage so that the proposed preamplifier can be configured to be used in recording SUAPs or field potentials (EEG, ECoG). This paper is organized as follows. Section II describes the overall system architecture. In section III, the low-power low-noise design principles with noise analysis of the proposed amplifier are presented. The results of test-bench chip characterization and in-vivo measurement are followed by in Section IV, and Section V concludes this paper.
II. OVERALL SYSTEM ARCHITECTURE
Overall architecture of the proposed preamplifier is shown in Fig. 2 . This proposed pseudo open-loop preamplifier consists of three parts in general.
In part I, a high-pass filter, formed by C I N and MOS-bipolar transistor (R F ), is implemented before amplification [8] . This rejects interference from the cell-electrode interface that could potentially saturate the preamplifier due to its large amplitude. By utilizing the MOS-bipolar transistor the low-frequency high-pass cutoff corner can be set below 0.5 Hz.
In part II, we develop a low-power low-noise fullydifferential OTA. One of the main concerns in designing the OTA is the realization of the reliable and accurate gain. To achieve accurate gain control, a diode-connected load is used at each stage. This diode-connected load can provide two benefits in addition to the accurate gain control: eliminating a CMFB circuit in the fully-differential structure, and biasing the input transistor in the AC-coupled structure. Because the diode-connected load at output nodes will generate stable voltage set by the bias current, the common-mode voltage from the differential output nodes can be self-balanced without any CMFB circuits. This avoids increasing the required power, area, and complexity of the system. The self-generated voltage from the output node can be connected to the input transistor through the feedback path using a MOS-bipolar transistor to supply bias voltage as shown in Fig. 2 . This feedback path through the R F acts as a unit-gain feedback to provide the bias voltage, because it forms a low-pass filter with C I N and C p , and R F where C p is a parasitic capacitor in the input of the 1 st stage. For low-power, low-noise performance, the input transistors in the first stage of the OTA are operating in the weakinversion region, while those of the following stages are in the strong inversion region. Here we need to mention that if we design the following stages (2 nd and 3 rd ) with only one stage, it would be simple to implement and consume less power. However, this design will increase the required chip area exponentially as the gain increases. To relax this areagain constraint, we split the following stage into two stages.
In part III, in order to eliminate any undesirable noises from high frequency, we implement a bandwidth-programmable LPF using output impedance (1/g m ) of the third stage and output load capacitor (C L ) as an embedded g m -C LPF. By adjusting the bias current, thus the g m of the third stage and the bandwidth of the overall preamplifier can be configured for various applications.
The overall transfer function of the proposed preamplifier can be derived using a signal flow as shown in Fig. 3 (a) . From the block diagram, we can derive the transfer function which is expressed as:
where A o is the open-loop gain of the proposed OTA.
As shown in equation (1), the proposed preamplifier operates as a band-pass amplifier whose mid-band gain is attenuated from A o by (C I N +C P )/C I N because of the capacitive voltage divider effect. And, this preamplifier has corner frequencies, ω H P and ω L P , which are set by 1/R F · (C I N + C P ) and g m /C L , respectively. From this analysis, we can notice the proposed preamplifier operates as an open-loop amplifier
The ideal transfer function is illustrated in Fig. 3 (b) .
Using the block diagram, we can also estimate the inputreferred noise power of the system as:
According to (2), we need to increase C I N or decrease the input-referred noise power of the OTA in order to minimize the noise power of the preamplifier. In this design we will focus on optimizing the noise power in OTA rather than increasing C I N to minimize chip area consumption.
In addition, we also use a chopper stabilization technique to suppress 1/ f noise (or flicker) since it may severely interfere with low-frequency neural signals such as EEG and ECoG as shown in Fig 2. 
III. LOW-POWER LOW-NOISE DESIGN
To optimize the noise and power performance of the proposed OTA, it is important to consider transconductance (g m ) and its efficiency. In this section, we will derive g m and discuss its energy efficiency (g m /I D ) using the EKV model [28] ; then the optimization of the OTA will be discussed
A. Transconductance (g m ) in All Regions
Transconductance in OTA is the most important parameter in determining the overall performances such as gain, noise, and bandwidth. However, because of the nonlinearity of transistors, g m changes according to the operating region of a transistor: the weak, moderate, and strong inversion regions. To determine the operating region of the transistor, we can compare the drain current (I D ) with the moderate inversion characteristic current (I S ) [28] which is given by
where U T is the thermal voltage, and κ is the subthreshold gate capacitive coupling coefficient (≈ 0.7). The ratio of I D to I S , the inversion coefficient IC [28] , can be expressed as follows:
Based on this inversion coefficient, the operating regions of the transistor can be determined in three different inversions regions [28] : weak inversion for IC < 0.1, moderate inversion for 0.1 < IC < 10, and strong inversion for 10 < IC. In the viewpoint of the circuit designer, we can choose the drain current level and/or the aspect ratio of the transistor to determine the transistor operating region. Using the EKV model, we can derive g m , which is valid in all operating regions, as follows:
We can also estimate the efficiency of the transistor by normalizing g m with the drain current, g m /I D . As shown in Fig. 4 , we can notice that the efficiency increases as the inversion coefficient decreases. With κ = 0.7 and T = 27°C, To minimize any possible process variation of κ, the same type transistor for both input (M 1,2 ) and load (M 3,4 ) transistors is chosen. In our design, we use PMOS transistors, because PMOS transistors have less 1/ f noise than NMOS transistors. Then, we can rewrite equation (7) depending on the operation regions as follows:
for weak inversion
From this equation, we can conclude that the gain of the diodeconnected load topology is set by the current ratio for the weak inversion region, and by the aspect and current ratio for the strong inversion region.
2) First Gain Stage in Weak Inversion:
The schematic of the proposed diode-connected load is shown in Fig. 6 . From the noise analysis in section III-C, the transistors in the first stage are operating in weak inversion for energy efficiency. To achieve high power-noise performance, most of the bias current is allocated into the first stage as I 1st :I 2nd :I 3rd = 10:1:1. The gain of the first stage is set to be 20 by the current ratio that is controlled by the current steering transistors (M 5, 6 ) based on the analysis in Section III-C, and can be expressed as
One concern in this topology is that the output commonmode voltage level (V SG3,4 ) is below the threshold voltage and may disturb the operation of the following stages. To ensure proper operation, we insert a bootstrapping transistor (M bt ) to increase the common-mode output voltage of the first stage as shown in Fig. 6 .
3) Second and Third Gain Stage in Strong Inversion:
In the following stage, we use the conventional diode-connected load operating in strong inversion, as shown in Fig. 5 . In designing the following stage, we might be able to achieve the required gain of 5 with only one stage. However, as mentioned earlier, this strategy will increase the required chip area as the gain increases. We can relax this area-gain constraint by using the current steering technique as we did for the first stage, however this approach requires an accurate current source which might be difficult to be implemented in the extremely low current level of a few nano amperes. Because of this, we divide the following stage into two. This design saves the area by a factor of 2.5 for a gain of 5 ( √ 5 for each stage) with negligible bias current increment of about 30nA.
4) Embedded Programmable Low-Pass Filter:
As shown in Fig. 5 , the output impedance of each stage equals 1/g m , which can be controlled by changing the bias current. Especially at the third stage, we can realize an embedded programmable low-pass g m -C filter using the output impedance (1/g m ) and load capacitance (C L ). The change of the bias current at the third stage shifts only the bandwidth while keeping the gain intact, because the gain of the third stage is set by the aspect ratio rather than the current (strong inversion), as shown in (8) .
C. Noise Analysis
The neural potentials have typical signal amplitudes below mV range. To properly process these weak signals, the front-end preamplifier should have low input referred noise to achieve a high signal-to-noise ratio (SNR). In this section, in order to design the low-noise OTA, we will analyze the noise performance of the proposed OTA and derive the appropriate design criteria. For simplicity, we will consider only thermal noise sources since the flicker noise can be significantly attenuated by using the chopper stabilization technique as shown in Fig. 2 . The noise sources from only the first stage will be analyzed because the effect of the other noise sources is deemphasized by the gain of the first stage.
To analyze the effect of the thermal noise sources, we can model the thermal current noise of the MOSFET as i 2 no,thermal = 4γ kT g m (10) where γ = 2/3 for the strong inversion region and γ = 1/(2κ) for the weak inversion region, respectively. Then, from this thermal current noise model, we can derive the total inputreferred thermal noise generated by the proposed OTA and can rewrite it by assuming I C 1 << 1 and I C 5 >> 1, which can be expressed as
where κ p and κ n are the subthreshold gate capacitive coupling coefficients for PMOS and NMOS transistors, respectively. As shown in (11) , in order to minimize the noise effect at the input of the OTA, we should increase three design parameters: 1) the transconductance of the input transistor (g m1 ), 2) the gain of the first stage ( A o1 ), and 3) the inversion coefficient of the current steering transistor, M 5 (I C 5 ). First, we can maximize g m1 by placing the transistor in the weak inversion region where the transistor is most energy-efficient for a given power budget. On the other hand, the rest of the transistors should operate in the strong inversion region to minimize their noise contribution. Second, we can increase A o1 by raising the steering current up to I D1 . However, implementing an accurate current mirror in the level of the nano amperes is challengeable, and the excessively high gain of the first stage may saturate the following stages. Last, we can increase I C 5 by decreasing the aspect ratio of the M 5 , (W/L) 5 as shown in (4) . The excessively small (W/L) 5 , however, will need V G S5 above the supply voltage to provide the current to maintain the required gain. From these noise analyses of the proposed OTA, we conclude to set the gain of the first stage to be 20 and the aspect ratio of the current steering transistor to be 1/100. The simulation results show that the input-referred noise of the proposed preamplifier is 78.4nV/ √ Hz with I T OT AL = 400nA. The operating point and dimension of the transistors for the proposed pseudo-open-loop preamplifier is summarized in Table I 
D. Noise Efficiency Factor
To evaluate noise-power efficiency, we can estimate the noise efficiency factor (NEF) that is given by
where BW is the frequency bandwidth, I tot is the total current drain in the system, and V ni,rms is the total input-referred noise [8] . Assuming a typical value of κ = 0.7, we can rewrite (12) using (11) as follows:
Using (13), the theoretical NEF of the proposed preamplifier to is estimated to be 2.16. In addition, to simplify designing a neural amplifier, we may generalize (13) as
where F topology is a factor depending on the topologies: 1 for single input and 2 for differential input, and α n is a n-th device parameter: g m for transistors and 1.4/R for resistors. This simplified approach provides an estimate of NEF in initial phases of the design or characterization.
E. Current Steering Circuit and Its Mismatch
As shown in Fig. 7 , we implement a current steering circuit to set the gain of the first stage by generating the current ratio between the input and load transistors. In order to achieve an accurate gain, the current mismatches in the current steering transistors, I 1 from M b1 -M st1 and I 2 from M st2 -M 5 , need to be minimized. For low-noise operation as mentioned in Section II-C, all transistors in the current steering circuit are operating in the strong inversion region. For the following analysis, we express the drain current as where λ is the channel modulation coefficient. The current mismatch between transistors can be determined by three parameters: 1) the gate dimension mismatch (W/L), 2) the threshold voltage mismatch V T H , 3) and the channel length modulation (V DS and λ), and can be expressed as follows:
As for the I 1 , the current mismatch from the several unit transistors of M b1 and M st1 is averaged out and will be negligible. In this analysis, we consider only the dominant current mismatch, I 2 , between M st2 and M 5 . Because (W/L) is inversely proportional to the area of the transistor, we can assume (W/L) is negligible due to its large area (≈ 100μm 2 ). To derive design criteria, we normalize the current mismatch using (15) and (16) as
where L is the effective channel length due to the channel length modulation. In (17), the current mismatch can be minimizing by increasing the length of the transistor and the overdrive voltage (V G S − V T H ). Especially in our OTA, because the V DS, output of the first stage, changes hundreds of mV, the effect of V DS must be minimized by increasing the transistor length. For this reason, the transistor size is designed to be W/L = 1μm/100μm and the overdrive voltage to be over 700mV.
F. 1/f Noise Reduction by Chopper Stabilization
In addition to thermal noise, 1/ f (or flicker) noise severely interferes with the low-frequency neural signals in EEG and ECoG applications. To reduce the flicker noise, we used large PMOS transistors (W/L = 200 μm/1μm) in the first stage. In order to further suppress the 1/ f noise further, we utilize a chopper stabilization technique as shown in Fig. 2 . The chopping frequency is set as 1 kHz and the minimum size transistors are used for the chopping switches. 
IV. MEASUREMENT RESULTS
The measurements of the fabricated preamplifier using 0.25 μm 1P5M CMOS process are shown in this section. The test bench characterization and in-vivo measurement of the chip have been performed for the characterization and the verification, respectively. From this configuration, the measured gain and phase at the mid-band are 39.95 dB. At the high frequency range above 2 kHz, the phase of the transfer function approaches −360 degrees; the inverted output signal could cause the instability because the proposed amplifier, in fact, forms a closed loop with the pseudo-resistors to provide the proper bias for the input transistors. However, the output signal is not able to cause instability since the gain at that frequency is less than 0 dB as shown in Fig. 8 .
A. Test-Bench Chip Characterization
To verify the gain variation, which is one of the main concerns in designing an open-loop preamplifier, the midband gain has been measured under various bias conditions, and with multiple chips. To check the gain variation by the bias variation, the transfer functions of the preamplifier with different bias currents from 80 nA to 2.4 μA have been measured, as shown in Fig. 9 . The measured mid-band gains at 20 Hz are shown in the inner plot. With bias current from 240 nA to 2.4 μA, the mid-band gains show a stable gain of 40.01±0.2dB. Below 240 nA, however, the mid-band gain is diverted from its designed value because of the currentratio mismatch of the current steering circuit at the first stage. To verify the process variation, the preamplifiers from twenty different chips are characterized; the measured mid-band gains show a stable gain of 39.95±0.53 dB.
The frequency response of the programmable g m − C filter that is formed by the output load capacitance and g m of the load transistor at the third stage is shown in Fig. 10 . In this configuration, the load capacitance is 2 pF, including parasitic capacitances from the PAD and ESD circuit. By altering the bias current of the third stage from 8 nA to 240 nA, the cut-off frequency varies from 453 Hz to 2.17 kHz.
The input-referred noise spectrum of the proposed amplifier, which is calculated by dividing the output noise spectrum by the mid-band gain, has been measured and compared with instrumentation amplifier noise under various bias current conditions. As shown in Fig. 11 , the thermal noise floor of the preamplifier decreases as the bias current increases. In the low-frequency range below 200 Hz, the flicker noise is dominant, and could severely interfere with weak neural potentials. To record low-frequency weak neural potentials such as EEG and ECoG properly, a chopper stabilization technique has been utilized, as shown in Fig. 12 . The gray plot shows the measured input-referred noise spectrum with the total bias current of 400nA without the chopper operation, and the black solid line shows the simulated input-referred noise spectrum. The measured and simulated input-referred noise spectrums show a good agreement with K f n = 3.5e-25, A f n = 0.9, K f p = 5.2e-25, A f p = 1.5. By enabling the chopper at 1 kHz, the flicker noise corner frequency is reduced by a factor of 20 from 250 Hz to 12 Hz. This chopper modulator can be operated with additional power consumption below 10nA. The measured thermal noise level is 85nV/ √ Hz and the input-referred noise is 1.69 μVrms from 0.3 Hz to 1 kHz.
The total harmonic distortion (THD) is measured below 1% when an input signal of 2.25 mV @ 100 Hz is applied; the measured dynamic range is 53.5 dB. Those results are matched well to the 200 runs of Monte-Carlo simulations for THD and DR, showing 0.48 % and 51.17 dB with the standard deviation of 0.063 % and 3.45 dB, respectively. The measured CMRR and PSRR are 79 dB and 82 dB, respectively, as shown in Fig. 13 . The PSRR can be further enhanced if a power supply regulator is combined in a system level [29] . The fabricated preamplifier occupies an area of 0.189 mm 2 , where the input-series capacitors occupy over 75% area of the preamplifier as shown in Fig. 14 . The chip characteristics are summarized and compared with the recent state-of-the neural amplifiers in Table II . Two works exhibit the better NEF than this work [16] , [26] , however their efficacy in the in-vivo environment was not proven yet. In particular, the single-ended input and output topology in [26] seems hard to be deployed in the practical neural recording system due to its poor PSRR and linearity.
B. EEG Measurement
To verify the performance of the fabricated preamplifier, EEG signals of a human subject have been measured, as shown in Fig. 15 . The EEG electrodes are located in Fp2 and O2, and measured as differential inputs, as shown in Fig. 15 (a) . Fig. 15 (b) shows the recorded waveform and its spectrogram while the subject blinks the eyes. During eye-closed periods, we observed α-waves in 8-12 Hz bandwidth which is a typical brain activity in the absence of visual stimulus [22] , [30] . Eye lid motion artifact can be distinctly shown during the recording session indicated by the arrows. 
C. In-Vivo ECoG Measurement
In addition to the EEG measurement, we deployed the proposed pseudo-open-loop amplifier with the in-lab fabricated Pt electrode on a primate to record ECoG signals. Fig. 16 shows the 20-s clip of the measured ECoG signal.
V. CONCLUSION
We have proposed, designed, fabricated, and characterized a low-noise low-power pseudo-open-loop preamplifier with a programmable band-pass filter for neural interface systems. The proposed amplifier is configured to consume 400 nA at 2.5 V power supply and the total chip area is 0.189 mm 2 . The measured thermal noise floor is 85nV/ √ Hz and inputreferred noise is 1.69 μV rms from 0.3 Hz to 1 kHz when using a chopper stabilization technique to suppress flicker noise. The fabricated preamplifier shows the NEF of 2.43 in the fully differential topologies. We have implemented the programmable g m −C filter at the output stage. The bandwidth of the preamplifier can be adaptively programmed from 453 Hz to 2.2 kHz, applicable for various neural interface systems.
